

# High Efficiency, Synchronous Dual-Outputs Buck Converter

## 1 Description

The SC8102A is a synchronous dual-output ports buck converter with a wide input voltage from 5V to 36V. The SC8102A regulates the output voltage at a fixed 5V or customized voltage by setting the divider resistor. It also provides high accurate output current limit. The converter enters Constant Current (CC) Mode in case any of the two output channels reaches the setting current limit. The total output power can be programmed by a resistor, which makes it easy for constant power control.

The SC8102A adopts fixed line drop compensation, programmable frequency setting and PWM/PFM mode operation. It also integrates automatic DCP mode and Type-C current mode, so that a USB controller can be saved. With minimum external components, maximum functions can be achieved for user's different applications.

The SC8102A also supports full protections including under voltage protection, over voltage protection, short current protection and auto-restart, over temperature protection.

The SC8102A adopts 32 pin QFN 5x5 package.

## 3 Applications

- Car Charger
- Multi-Ports Wall Charger
- Hub
- Industrial applications

## 2 Features

- Wide input operating voltage from 5V to 36V
- Max output capacity with 5V/6A
- 100% duty cycle operation
- Less than 200uA low quiescent current
- $\pm 5\%$  output current limit accuracy
- Programmable output power limit
- Build-in DP/DM for USB DCP modes:
  - BC1.2 DCP Mode
  - Divider Mode
  - 1.2V/1.2V Mode
- Build-in USB Type-C 3A current mode
- Integrated NMOS gate driver
- Build-in line drop compensation
- Adjustable frequency 80kHz to 600kHz
- Hiccup and auto-restart
- Full protection of UVLO, OVP, OCP, OTP
- Available in QFN-32 5x5 Package

## 4 Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SC8102AQDER	32 pin QFN	5 mm x 5 mm x 0.75 mm

5 Typical Application Circuit




Figure. 1 Typical Application Circuit with Dual-Outputs and Isolated NMOS





Figure. 2 Typical Application Circuit with Dual-Outputs and Back-to-Back Isolated NMOS

## 6 Terminal Configuration and Functions



**QFN 32 Package Reference**  
(Top View)

TERMINAL		I/O	DESCRIPTION
NUMBER	NAME		
1	DP	I/O	D+ data line to USB connector 2, used for hand-shaking with portable devices.
2	DM	I/O	D- data line to USB connector 2, used for hand-shaking with portable devices.
3	CC1	I/O	Configuration Channel 1 to USB Type-C connector.
4	CC2	I/O	Configuration Channel 2 to USB Type-C connector.
5	NDRV	O	Gate signal for isolated Type-C NMOS
6	NSRC	O	Source signal for isolated Type-C NMOS
7	PWR	I	Output power limit pin. Setting the output power limit by connecting a resistor to GND with the following equation $P_{LIM\_OUT} = \frac{V_{REF}}{R_{LIM}} \times 2 \times 10^6$
8	SNS1P	I	Positive end of output 1 current sense amplifier. The output current limit can be set as $I_{LIM\_OUT} = \frac{54mV}{R_{SNS}}$
9	SNSN	I	Negative end of output current sense amplifier.
10	SNS2P	I	Positive end of output 2 current sense amplifier. The output current limit can be set as $I_{LIM\_OUT} = \frac{54mV}{R_{SNS}}$
11	NC		Floating.

# SC8102A DATASHEET

SOUTCHIP CONFIDENTIAL

SOUTHCHIP SEMICONDUCTOR TECHNOLOGY (SHANGHAI) CO.,LTD

12	MODE	I	Mode selection pin. Logic high level sets the device working in PWM mode; logic low level or floating sets the device working in PFM mode.
13	FREQ	I	The operation frequency is programmed by a resistor between this pin and AGND. $f_s(\text{kHz}) = \frac{20000}{R_{FREQ}(\text{k}\Omega)}$ Leaving this pin floating sets the device working in 150kHz.
14	FB	I	Output voltage feedback. Connect the center of two divider resistor to program the output voltage. $V_{OUT} = V_{FB\_REF} \times \left(1 + \frac{R_{UP}}{R_{DOWN}}\right)$ Output voltage be configured for fixed 5.05V with FB pin connected to GND.
15	AGND	I/O	Analog Ground.
17	VOUT	I	Output node of the Buck. Connect a 1 $\mu\text{F}$ ceramic capacitor from VOUT to PGND pin.
18	BOOT	PWR	Connect a capacitor between BT and SW to bootstrap a voltage to provide the bias for high side MOSFET driver.
16, 19, 25, 26, 27, 28	SW	PWR	Switching node.
20~24	PGND	PWR	Power ground.
29, 30, 31	VIN	I	Input node of Buck. Connect a 1 $\mu\text{F}$ ceramic capacitor from VIN to PGND pin.
32	VCC	PWR	Output of internal regulator to provide 5.2V voltage for the bias voltage of internal gate drivers. Connect a 1 $\mu\text{F}$ ceramic capacitor from VCC to PGND pin.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage range at terminals <sup>(2)</sup>	VIN, VOUT, SNS1P, SNSN, SNS2P,	-0.3	42	V
	SW	-1	42	V
	NDRV	-1	10	V
	FB, DP, DM, CC1, CC2, VCC, FREQ, MODE, NSRC, PWR	-0.3	6.5	V
	BOOT	-0.3	50	V
Temperature Range	Operating Junction, T <sub>J</sub>	-40	150	°C
	Storage temperature range, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 7.2 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
ESD <sup>(1)</sup>	Human body model (HBM) ESD stress voltage <sup>(2)</sup> for DP/DM pin	-8	8	kV
	Human body model (HBM) ESD stress voltage <sup>(2)</sup> for CC1/CC2 pin	-8	8	kV
	Human body model (HBM) ESD stress voltage for other pins	-2	2	kV
	Charged device model (CDM) ESD stress voltage <sup>(3)</sup>	-750	750	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range	5		36	V
V <sub>OUT</sub>	Output voltage range	3		36	V
C <sub>IN</sub>	Input Capacitance	30	100		μF
C <sub>OUT</sub>	Output capacitance	30	220		μF
L	Inductance	2.2	10	22	μH
R <sub>SNS1/2</sub>	Current Sensing Resistor	5	20	20	mΩ
f <sub>sw</sub>	Operating frequency range	80	150	600	kHz
T <sub>J</sub>	Operating junction temperature	-40		125	°C

Packaging Information

QFN32L(0505x0.75-0.50)

